The DS28E01-100 combines 1024 bits of EEPROM with challenge-and-response authentication security implemented with the ISO/IEC 10118-3 Secure Hash Algorithm (SHA-1). The 1024-bit EEPROM array is configured as four pages of 256 bits with a 64-bit scratchpad to perform write operations. All memory pages can be write protected, and one page can be put in EPROM-emulation mode, where bits can only be changed from a 1 to a 0 state. Each DS28E01-100 has its own guaranteed unique 64-bit ROM registration number that is factory lasered into the chip. The DS28E01-100 communicates over the single-contact 1-Wire® bus. The communication follows the standard 1-Wire protocol with the registration number acting as node address in the case of a multi-device 1-Wire network.
Key Features
Applications/Uses
1024 Bits of EEPROM Memory Partitioned Into Four Pages of 256 Bits
On-Chip 512-Bit SHA-1 Engine to Compute 160-Bit Message Authentication Codes (MAC) and to Generate Secrets
Write Access Requires Knowledge of the Secret and the Capability of Computing and Transmitting a 160-Bit MAC as Authorization
User-Programmable Page Write Protection for Page 0, Page 3, or All Four Pages Together
User-Programmable OTP EPROM Emulation Mode for Page 1 ("Write to 0")
Communicates to Host with a Single Digital Signal at 15.3kbps or 125kbps Using 1-Wire Protocol
Switchpoint Hysteresis and Filtering to Optimize Performance in the Presence of Noise
Reads and Writes Over a Wide Voltage Range of 2.8V to 5.25V from -40°C to +85°C
Download
E-Mail
